Low-cost soft error robust hardened d-latch for cmos technology circuit

1. Hatefinasab, S.
2. Rodriguez, N.
3. García, A.
4. Castillo, E.

Export

Export

×

MLA

modern-language-association

APA

apa

Chicago

chicago-fullnote-bibliography

Harvard

harvard-cite-them-right

Vancouver

vancouver-author-date

---

RIS BibTex

Export

×

This document cannot be exported because it belongs to another portal.

Full text

lock_openFull text externo

DOI: 10.3390/ELECTRONICS10111256 GOOGLE SCHOLAR lock_openOpen access editor

Data source: Scopus