ELECTRÓNICA Y TECNOLOGÍA DE COMPUTADORES
Département
![Foto de ELECTRÓNICA Y TECNOLOGÍA DE COMPUTADORES](/img/noimage.png)
![Foto de Universidad de Jaén](/img/noimage_org.png)
Universidad de Jaén
Jaén, EspañaPublications en collaboration avec des chercheurs de Universidad de Jaén (19)
2023
-
A Recommendation Ubiquitous System to Personalize Diet for Children with Obesity
Lecture Notes in Networks and Systems
-
Detection of Sets and Repetitions in Strength Exercises Using IMU-Based Wristband Wearables
Lecture Notes in Networks and Systems
2021
2017
-
Time series forecasting using evolutionary neural nets implemented in a volunteer computing system
Intelligent Systems in Accounting, Finance and Management, Vol. 24, Núm. 2-3, pp. 87-95
2016
-
Web browser-based forecasting of economic time-series
Advances in Intelligent Systems and Computing
2014
-
Studying individualized transit indicators using a new low-cost information system
Handbook of Research on Embedded Systems Design (IGI Global), pp. 388-407
2008
-
Scientific information systems: Tools for measures of biomedical research impact
Medicina Clinica, Vol. 131, Núm. SUPPL. 5, pp. 71-80
2006
-
Pre-processor for bioinspired optical flow models: A customizable hardware implementation
Proceedings of the Mediterranean Electrotechnical Conference - MELECON
-
Pre-processor for bioinspired optical flow models: A customizable hardware implementation.
CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS
2001
-
Design of RNS-based distributed arithmetic DWT filterbanks
ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, Vol. 2, pp. 1193-1196
-
Implementation of the One Dimensional Discrete Cosine Transform using the Residue Number System
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems
2000
-
A RNS-based matrix-vector-multiply FCT architecture for DCT computation
Midwest Symposium on Circuits and Systems, Vol. 1, pp. 350-353
-
A new RNS architecture for the computation of the scaled 2D-DCT on field-programmable logic
Conference Record of the Asilomar Conference on Signals, Systems and Computers, Vol. 1, pp. 379-383
-
An efficient RNS architecture for the computation of discrete wavelet transforms on programmable devices
European Signal Processing Conference
-
Analysis of RNS-FPL synergy for high throughput DSP applications: Discrete wavelet transform
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
-
Fast RNS-based 2D-DCT computation on field-programmable devices
IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, pp. 365-373
-
RNS-FPL merged architectures for orthogonal DWT
Electronics Letters, Vol. 36, Núm. 14, pp. 1198-1199
1999
-
A new implementation of the discrete cosine transform in the residue number system
Conference Record of the 33rd Asilomar Conference on Signals, Systems, and Computers
-
A novel RNS-based SIMD RISC processor for digital signal processing
Conference Record of the 33rd Asilomar Conference on Signals, Systems, and Computers