2000

1. Parallel adder design with reduced circuit complexity using resonant tunneling transistors and threshold logic

   Analog Integrated Circuits and Signal Processing, Vol. 24, Núm. 1, pp. 7-25